

Reg.	No.	:		
Nam	۵.		8	

VI Semester B.Sc. Degree (CBCSS-Reg./Supple./Improv.) Examination, April 2020 (2014 Admission Onwards) CORE COURSE IN COMPUTER SCIENCE 6B15CSC: Computer Organization

Time: 3 Hours

Max. Marks: 40

P.T.O.

	SECTION - A	
Or	ne word answer.	(8×0.5=4)
1.	a) An interrupt is a request from an I/O device for service by memory (TRUI	E/FALSE)
	b) Information transfer from one register to another is designated in form by means of operator.	
	c) The register where the serial information from the printer is store	d in
	d) Which holds the present micro-instruction while the next address is and read from memory?	computed
	e) The hardware components used between the CPU and periposupervise and synchronize all input and output transfers is	oherals to
	f) command is used to test various status conditions in the and the peripheral.	e interface
	g) The number of bits in the field is equal to the number of bits required to access the cache memory.	
	h) CAM stands for	
	SECTION - B	
W	rite short notes on any seven of the following questions.	(7×2=14)
2.	What are registers?	

3. What is the need of Program Counter?

K20U 0100



- 4. What is interrupt cycle?
- 5. What is micro instruction?
- 6. What are three address instruction?
- 7. Mention any two characteristics of CISC.
- 8. Which are the ways that computer buses can be used to communicate with memory and I/O?
- 9. What is data transparency?
- 10. Differentiate synchronous and asynchronous bus.
- 11. What is strobe control?

SECTION - C

Write short notes on any four of the following questions.

 $(4 \times 3 = 12)$

- 12. How floating point numbers are represented?
- 13. What are the phases in instruction cycle?
- 14. Discuss indirect address mode.
- 15. Compare isolated and memory mapped I/O.
- 16. Discuss memory connection to CPU.
- 17. Explain loosely coupled system.

SECTION - D

Write short notes on any two of the following questions.

 $(2 \times 5 = 10)$

- 18. Explain the working of any five memory reference instructions.
- 19. Discuss general register organization of CPU.
- 20. Discuss a typical asynchronous communication interface.
- 21. Discuss multistage switching network.