



K16U 0167

Reg. No. :

Name :

VI Semester B.Sc. Degree (CCSS – Reg./Supple./Improv.)
Examination, May 2016
Core Course in Computer Science
6B15 CSC : COMPUTER ORGANIZATION

Time : 3 Hours

Max. Weightage : 21

SECTION – A

Answer **all** questions. Weightage for a Bunch of 4 questions is 1.

1. _____ contains the memory address of the next instruction to be executed.
a) PC b) IR c) MAR d) MDR
2. The two phases of executing an instruction are
a) Instruction decoding and storage
b) Instruction fetch and instruction execution
c) Instruction execution and storage
d) Instruction fetch and instruction processing
3. In reverse polish notation, expression $A*B + C*D$ is written as
a) $AB*CD*+$ b) $A*BCD*+$
c) $AB*CD+*$ d) $A*B*CD+$
4. The communication between the components in a microcomputer takes place via the address and
a) I/O bus b) Data bus
c) Address bus d) Control lines

P.T.O.



SECTION – C

Answer **any five** questions. Weightage **2** for **each**.

- 17. What are functional units ? Discuss the basic functional units of a computer.
- 18. Explain about floating point representation.
- 19. Define interrupt. Why priority of interrupt is required ? How it is restored ?
- 20. List the differences between a subroutine call and an interrupt.
- 21. Define hit ratio and explain its significance.
- 22. Differentiate between virtual memory and cache memory.
- 23. What are the major characteristics of a RISC processor ?
- 24. Explain how DMA controller communicates and transfers data between the peripheral devices and RAM. (5×2=10)

SECTION – D

Answer **any one** question. Weightage **4** for **each**.

- 25. List different addressing modes. Explain in detail.
- 26. Discuss the different mapping techniques used for cache memory. What is the need of mapping techniques ? (1×4=4)
